

CLAIMS

What is claimed is:

1. A constant current bias circuit comprising:
5 an at least one resistor; and
a bias voltage input terminal for receipt of a bias voltage connected to the at least one resistor by an electrical path resulting in a bias current when the bias voltage is present.
- 10 2. The constant current bias circuit of claim 1, further comprising:
a clamp circuit coupled by an electrical path to the at least one resistor that provides a minimum bias current.
3. The constant current bias circuit of claim 1, wherein the bias current is
15 in a linear relationship with the bias voltage.
4. The constant current bias circuit of claim 1, further comprising:
a circuit having a plurality of components electrically coupled to the at least one resistor in receipt of the bias current.
- 20 5. The constant current bias circuit of claim 4, wherein the at least one resistor is in a first material in a substrate and at least one component of the plurality of components is a second material is in the substrate and different from the first material.

6. The constant current bias circuit of claim 5, wherein the first material is Complementary Metal Oxide Semiconductor fabrication material.
7. The constant current bias circuit of claim 6, wherein the second material
5 is Gallium Arsenide Semiconductor fabrication material.
8. The constant current bias circuit of claim 4, wherein the circuit is a single stage amplifier.
- 10 9. The constant current bias circuit of claim 4, wherein the circuit is a multi-stage amplifier.
10. The constant current bias circuit of claim 1, further comprising a feedback loop that maintains a quiescent bias for a transistor equal to a reference
15 current, wherein the reference current is mirrored from the bias current.
11. A constant current bias circuit comprising:
an at least one resistor; and
means for receiving a bias voltage connected to the at least one resistor by an
20 electrical path resulting in a bias current when the bias voltage is present.
12. The constant current bias circuit of claim 11, further comprising:
means for providing a minimum bias current coupled by an electrical path to
the at least one resistor.

13. The constant current bias circuit of claim 11, wherein the bias current is in a linear relationship with the bias voltage.
- 5 14. The constant current bias circuit of claim 11, further comprising:
a circuit having a plurality of components electrically coupled to the at least one resistor in receipt of the bias current.
- 10 15. The constant current bias circuit of claim 14, wherein the at least one resistor is in a first material in a substrate and at least one component of the plurality of components is a second material is in the substrate and different from the first material.
- 15 16. The constant current bias circuit of claim 15, wherein the first material is Complementary Metal Oxide Semiconductor fabrication material.
17. The constant current bias circuit of claim 16, wherein the second material is Gallium Arsenide Semiconductor fabrication material.
- 20 18. The constant current bias circuit of claim 14, wherein the circuit is a single stage amplifier.
19. The constant current bias circuit of claim 14, wherein the circuit is a multi-stage amplifier.

20. The constant current bias circuit of claim 11, further comprising a means for generating a feedback loop to maintain a quiescent bias for a transistor equal to a reference current, wherein the reference current is mirrored from the bias current.

5 21. A method for constant current biasing, comprising:
receiving an input bias voltage; and
generating a bias current by at least one resistor being in receipt of the input bias voltage.

10 22. The method of claim 21, further comprising:
determining if the bias current is above a predetermined threshold.

23. The method of claim 22, further comprising:
activating a clamp circuit to assure the bias current is above a predetermined
15 threshold.

24. The method of claim 21, further comprising:
mirroring the bias current I_{ref} to a base current I_{base} by a predetermined ration.

20 25. The method of claim 21, further comprising:
receiving the bias current at a transistor in a first material different, wherein the bias current was generated in a second material.

26. The method of claim 25, wherein the second material is CMOS and shares a substrate with the second material.

5 27. The method of claim 21, further comprising:
maintaining a feedback loop of a quiescent bias for a transistor equal to the reference current, wherein the reference current is mirrored from the bias current.